Toward 5G Software Defined Radio Receiver Front-Ends / by Silvian Spiridon

Von:

Spiridon, Silvian [aut]

Resource type: Ressourcentyp: Buch (Online)Buch (Online)Sprache: Englisch Reihen: SpringerBriefs in Electrical and Computer Engineering | SpringerLink BücherVerlag: Cham ; s.l. : Springer International Publishing, 2016Beschreibung: Online-Ressource (XVII, 96 p. 50 illus., 20 illus. in color, online resource)ISBN:

9783319327594

Schlagwörter:

Andere physische Formen: 9783319327587 | Erscheint auch als: 978-3-319-32758-7 Druck-AusgabeDDC-Klassifikation:

621.3815

LOC-Klassifikation:

TK7888.4

DOI: DOI: 10.1007/978-3-319-32759-4Online-Ressourcen:

Zusammenfassung: Overview of Wireless Communication in the Internet Age -- Defining the optimal architecture -- From High Level Standard Requirements to Circuit Level Electrical Specifications: A Standard Independent Approach -- Optimal Filter Partitioning -- Smart Gain Partitioning for Noise – Linearity Trade-Off Optimization -- SDRX Electrical Specifications -- A System Level Perspective of Modern Receiver Building Blocks -- Conclusions and Future Developers.Zusammenfassung: This book introduces a new intuitive design methodology for the optimal design path for next-generation software defined radio front-ends (SDRXs). The methodology described empowers designers to "attack" the multi-standard environment in a parallel way rather than serially, providing a critical tool for any design methodology targeting 5G circuits and systems. Throughout the book the SDRX design follows the key wireless standards of the moment (i.e., GSM, WCDMA, LTE, Bluetooth, WLAN), since a receiver compatible with these standards is the most likely candidate for the first design iteration in a 5G deployment. The author explains the fundamental choice the designer has to make regarding the optimal channel selection: how much of the blockers/interferers will be filtered in the analog domain and how much will remain to be filtered in the digital domain. The system-level analysis the author describes entails the direct sampling architecture is treated as a particular case of mixer-based direct conversion architecture. This allows readers give a power consumption budget to determine how much filtering is required on the receive path, by considering the ADC performance characteristics and the corresponding blocker diagram.PPN: PPN: 1657641589Package identifier: Produktsigel: ZDB-2-SEB | ZDB-2-SXE | ZDB-2-ENG

Exemplare ( 0 )

Dieser Titel hat keine Exemplare