Custom cover image
Custom cover image

Thread and Data Mapping for Multicore Systems : Improving Communication and Memory Accesses / by Eduardo H. M. Cruz, Matthias Diener, Philippe O. A. Navaux

By: Contributor(s): Resource type: Ressourcentyp: Buch (Online)Book (Online)Language: English Series: SpringerBriefs in Computer Science | SpringerLink BücherPublisher: Cham : Springer International Publishing, 2018Description: Online-Ressource (IX, 54 p. 34 illus, online resource)ISBN:
  • 9783319910741
Subject(s): Additional physical formats: 9783319910734 | Erscheint auch als: 978-3-319-91073-4 Druck-Ausgabe | Printed edition: 9783319910734 DDC classification:
  • 004
LOC classification:
  • QA75.5-76.95 TK7885-7895
  • QA75.5-76.95
  • TK7885-7895
DOI: DOI: 10.1007/978-3-319-91074-1Online resources: Summary: This book presents a study on how thread and data mapping techniques can be used to improve the performance of multi-core architectures. It describes how the memory hierarchy introduces non-uniform memory access, and how mapping can be used to reduce the memory access latency in current hardware architectures. On the software side, this book describes the characteristics present in parallel applications that are used by mapping techniques to improve memory access. Several state-of-the-art methods are analyzed, and the benefits and drawbacks of each one are identifiedSummary: preface -- chapter 1: introduction -- chapter 2: Sharing-aware mapping and parallel architectures -- chapter 3: Sharing-aware mapping and parallel applications -- chapter 4: Sharing-Aware mapping methods -- chapter 5: Improving performance with Sharing-Aware mapping -- chapter 6: conclusion and research prospects -- indexPPN: PPN: 1028029322Package identifier: Produktsigel: ZDB-2-SCS | ZDB-2-SEB | ZDB-2-SXCS
No physical items for this record

Reproduktion. (Springer eBook Collection. Computer Science)

KIT – The Research University in the Helmholtz Association                         Home | Impressum | Datenschutz | Barrierefreiheit | KIT